47. Operators - II

What are the subsequent resulting vector outputs securely attached into res_s and res_u?

reg signed [3:0] s = 4'b1000;
reg [3:0] u = 4'b1000;
wire [3:0] res_s = s >>> 1;
wire [3:0] res_u = u >>> 1;