Question.5
When passing the line below through a standard Verilog compiler, what is the expected result ?
wire [7:0] val = 8'd-6;
Select Answer
8'hFA
8'h06
Compiler/Syntax Error
8'hx
