0
4
5
7
9
8
10
15
13
12
14
24
21
Test Cases
Test Results
Input
1 0 1
Expected Output
ChannelEnable DMAEnable