0
7
8
10
11
15
16
18
61
27
29
42
45
49
59
79
68
54
63
57
Test Cases
Test Results
Input
1 0 1
Expected Output
ChannelEnable DMAEnable