0
1
2
19
18
20
21
30
35
32
29
37
44
31
43
46
Test Cases
Test Results
Input
1 0 1
Expected Output
ChannelEnable DMAEnable