Update two regs on a clock edge to expose = vs <= semantics.
=
<=
nb_blocking_order
clk
b
c_block
c_nblk
a2