How do you plan to solve it?
module tick_div4( input wire clk, input wire rst, output reg tick ); reg [1:0] cnt; always @(posedge clk) begin // Write your code here if(rst) cnt <= 0; else cnt <= cnt+1; if (cnt==3) tick <= 1'b1; else tick <= 1'b0; end endmodule