RamdasJagtap

Ramdas Jagtap

@RamdasJagtap

India
Engineer - Design Systems
2.5KViews
0Upvotes

Your Stats

Total Solved
29/ 636
Active Days
4days
Max Streak
1days

Badges

Verilog

Skill Development Heatmap

Mon
Wed
Fri
Jun
Jul
Aug
Sep
Oct
Nov
Dec
Jan
Feb
Mar
Apr
May
Jun
Less
More

Skills Progress

Verilog
30%

Verilog

27 / 89

Component Skills
3%

Component Skills

2 / 75