How do you plan to solve it?
module selector3( input [7:0]a,b,c, input [1:0]sel, output reg [7:0]y ); always@(*) begin case (sel) 2'b00: y=a; 2'b01: y=b; 2'b10: y=c; default: y=8'b0; endcase end endmodule