0
8
9
11
12
16
17
19
62
29
30
43
46
50
60
80
69
54
64
58
Test Cases
Test Results
Input
1 0 1
Expected Output
ChannelEnable DMAEnable