0
60
84
53
62
65
63
67
61
69
74
64
70
73
75
Test Cases
Test Results
Input
1 0 1
Expected Output
ChannelEnable DMAEnable