0
48
44
45
41
47
49
56
54
Test Cases
Test Results
Input
1 0 1
Expected Output
ChannelEnable DMAEnable