35. AND Primitive

Implement a 2-input AND using the Verilog gate primitive.

Requirements

• Module: and2_prim
• Inputs: a, b
• Output: y
• Must instantiate the built-in and primitive (no assign, no always).