24. NAND Gate using NPN BJTs

Loading simulator…

The series pull-down path is completed only when both NPN transistors are ON.

Y = (A · B)'