24. Open-Source Line using tri0

How do you plan to solve it?

module open_source_line (
    input wire drive_high,
    output tri0 line
);

assign line = drive_high ? 1'b1 : 1'bz;

endmodule