How do you plan to solve it?
module open_source_line( input wire drive_high, output tri1 line ); assign line = drive_high ? 1'b1 : 1'b0; endmodule