24. Open-Source Line using tri0

How do you plan to solve it?

module open_source_line(

input wire drive_high,
output reg line

);

always @(*) begin
    if(drive_high == 1) begin
        line = 1;
    end
    else begin
        line = 0;
    end
end

endmodule