30. PMOS OR Gate

Loading simulator…

The first stage generates NOR logic. The second stage inverts the NOR output.

Y = ((A + B)')' = A + B