How do you plan to solve it?
module signed_thresh(sample,thresh,gt_unsigned,gt_signed); input [7:0] sample,thresh; output gt_signed,gt_unsigned ; assign gt_unsigned = (sample > thresh) ? 1:0; assign gt_signed = ($signed(sample)>$signed(thresh))?1:0; endmodule