module signed_thresh(
input wire [7:0] sample,
input wire [7:0] thresh,
output wire gt_unsigned,
output wire gt_signed
);
assign gt_unsigned = ($unsigned(sample) > $unsigned(thresh)) ? 1 : 0 ;
assign gt_signed = ( $signed(sample) > $signed(thresh) ) ? 1 : 0 ;
endmodule