How do you plan to solve it?
/*Write your code here*/ module signed_thresh( input wire[7:0] sample, thresh, output gt_unsigned, gt_signed); assign gt_unsigned = (sample > thresh); assign gt_signed = ($signed(sample) > $signed(thresh)); endmodule