How do you plan to solve it?
/*Write your code here*/ module signed_thresh ( input [7:0] sample,thresh, output gt_unsigned , gt_signed ); assign gt_unsigned = sample>thresh?1:0; assign gt_signed = ((~sample[7])&(thresh[7]))?1:((sample[7])&(~thresh[7]))?0:gt_unsigned; endmodule