45. Signed vs Unsigned Compare

How do you plan to solve it?

module signed_thresh(input wire [7:0] sample, input wire [7:0] thresh, output wire gt_unsigned, output wire gt_signed);
  assign gt_unsigned = (sample > thresh);
  assign gt_signed   = ($signed(sample) > $signed(thresh));
endmodule