Quiz
Discussion

56. Control Flow Basics

Question.8

When synthesized, what sequential hardware block effectively mirrors this loop?

always @(posedge clk) begin
    for (i = 0; i < 4; i = i + 1) begin
        pipe[i+1] <= pipe[i];
    end
end

 

Need Help? Refer to the Quick Guide below

Select Answer

Restart quiz!