module and2_prim ( input a, input b, output wand y ); // TODO: instantiate the built-in AND gate primitive // and <instance_name> ( <out>, <in1>, <in2> ); and and2 (y, a, b); endmodule