35. AND Primitive

How do you plan to solve it?

module and2_prim (
    input  a,
    input  b,
    output y
);
    // TODO: instantiate the built-in AND gate primitive
     and A1 ( y, a,b );
endmodule