35. AND Primitive

Solving Approach

How do you plan to solve it?

module and2_prim (
  input  wire a,
  input  wire b,
  output wire y
);
  // Using Verilog built-in gate primitive
  and (y, a, b);
endmodule

Was this helpful?