35. AND Primitive

module and2_prim (
    input  a,
    input  b,
    output y
);
    // TODO: instantiate the built-in AND gate primitive
    and and1(y, a, b);
endmodule