How do you plan to solve it?
/*Write your code here*/ module bin2gray4 ( input [3:0] bin_in, output [3:0] gray_out ); wire [3:0] bin_right_shifted; assign bin_right_shifted = bin_in >> 1; assign gray_out = bin_right_shifted ^ bin_in; endmodule