31. CMOS NAND Gate

Loading simulator…

The NMOS pull-down path is completed only when both inputs are HIGH. The PMOS network pulls the output HIGH for all other combinations.

Y = (A · B)'