CMOS NAND Gate

Question

Problem: CMOS NAND Gate. Solve this hands-on electronics task on EWskills.

Accepted Answer

The NMOS pull-down path is completed only when both inputs are HIGH. The PMOS network pulls the output HIGH for all other combinations.

Y = (A · B)'

31. CMOS NAND Gate