EWskill Home
Verilog
Prev Problem
Next Problem
Login
Verilog
Close menu
Loading...
Task
Discussion
Submissions
Solution
Report
67. Decoder
Generate a
one-hot
8-bit output from a 3-bit select.
Requirements
Module
:
decoder3to8
Inputs
:
s[2:0]
Outputs
:
y[7:0]
Fully
combinational
(no clocks, no delays).
You may implement with a
case
statement or as a compact dataflow equation.