EWskill Home
Verilog
Prev Problem
Next Problem
Login
Verilog
Close menu
Loading...
Task
Discussion
Submissions
Solution
Report
67. Decoder
All Submissions
Back To All Submissions
Previous Submission
Next Submission
SanjayECE
January 19, 2026
Code
module decoder3to8 ( input [2:0] s, output [7:0] y ); assign y = (8'b0000_0001 << s); endmodule
Was this helpful?
0
Upvote
Downvote