Loading simulator…
The 64 Hz clock continuously drives the MOD-6 counter, causing it to cycle rapidly through the values 1 to 6. Since the counter changes faster than the user can predict, the captured result appears random.
The rising-edge detector monitors the R button. When R changes from LOW to HIGH, it produces a short pulse. Holding the button HIGH does not generate additional pulses.
The edge-detector pulse triggers the 3-bit register. The register captures the current output of the MOD-6 counter and stores it.
The stored register value is connected to the 7_Seg_BCD_display. Therefore, the displayed number remains unchanged even though the counter continues running internally.
When R is pressed again, another rising-edge pulse is generated and the register stores the latest counter value. When ~Reset becomes LOW, the counter, edge detector, and storage register are reset.