How do you plan to solve it?
module x_detector ( input [1:0] a, output reg eq_logic, output reg eq_case ); always@(*) begin eq_logic=(a==2'bx1); eq_case=(a===2'bx1); end endmodule