How do you plan to solve it?
module x_detector ( input [1:0] a, output wire eq_logic, output wire eq_case ); assign eq_logic=(a == 2'bx1)?1'b1:1'b0; assign eq_case=(a === 2'bx1)?1'b1:1'b0; endmodule