module x_detector (
input [1:0] a,
output eq_logic,
output eq_case
);
// TODO: implement both comparisons
wire logical, case_equal;
assign logical = (a == 2'bx1);
assign case_equal = (a === 2'bx1);
assign eq_logic = logical;
assign eq_case = case_equal;
endmodule