How do you plan to solve it?
I assigned the input a to all the three output wires y1, y2, y3
module top_module( input a, output y1, y2, y3// Declare Inputs and outputs here ); assign y1=a; assign y2=a; assign y3=a; // Module functionality here endmodule