Write a Verilog module that directly connects an input signal to an output signal. Whatever value appears at the input should immediately appear at the output.
Requirements
top_module
a
y
