How do you plan to solve it?
module top_module( input a, output y1, y2, y3 ); wire out; assign out = a; assign y1 = out; assign y2 = out; assign y3 = out; endmodule