Using always procedural statement.
module top_module( // Declare Inputs and outputs here output reg y1, y2, y3, input a ); // Module functionality here always @(*) begin y1 <= a; y2 <= a; y3 <= a; end endmodule