How do you plan to solve it?
module top_module( input logic a, output y1, y2, y3 ); assign y1=a; assign y2=a; assign y3=a; endmodule