How do you plan to solve it?
module top_module(input a,output y1,y2,y3); wire w1,w2,w3; assign w1=a; assign w2=a; assign w3=a; assign y1=w1; assign y2=w2; assign y3=w3; endmodule