How do you plan to solve it?
module top_module( input wire a, output wire y1,y2,y3 ); assign {y1,y2,y3} = {3{a}}; endmodule