How do you plan to solve it?
module top_module(y1,y2,y3,a); output wire y1,y2,y3; input wire a; assign y1=a; assign y2=a; assign y3=a; endmodule