How do you plan to solve it?
declared input and output as meantioned , next assigned the outputs y1,y2,y3 to directly input a.
module top_module(input a,output y1, output y2, output y3); // Module functionality here assign y1=a; assign y2=a; assign y3=a; endmodule