How do you plan to solve it?
module top_module( input a, output y1,y2,y3 ); wire y; assign y=a; assign y1=y; assign y2=y; assign y3=y; endmodule