How do you plan to solve it?
module top_module( input a, output y1, output y2,output y3 // Declare Inputs and outputs here ); // Module functionality here wire w; assign wre =a; assign y1 =wre; assign y2 =wre; assign y3 =wre; endmodule