How do you plan to solve it?
module top_module(input wire a,output wire y1,output wire y2,output wire y3); assign y1=a; assign y2=a; assign y3=a; endmodule