How do you plan to solve it?
module top_module( input a, output y1, y2, y3 ); wire a_buf = a; assign {y1, y2, y3} = {3{a_buf}}; endmodule