How do you plan to solve it?
module top_module(input a,output[2:0]y1,y2,y3); wire w; assign y1=a; assign y2=a; assign y3=a; endmodule