2. Fan-Out Wire

How do you plan to solve it?

It is very basic code in verilog ...by using gate level abstraction

module top_module(
   input a,output y1,y2,y3
);
    // Module functionality here
    assign y1=a;
    assign y2=a;
    assign y3=a;
endmodule