How do you plan to solve it?
module top_module(input a , output y1, output y2, output y3); wire w; assign w=a; assign y1=w; assign y2=w; assign y3=w; endmodule